

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/714,553	11/17/2000	Hiroyuki Suzuki	018656-190	5481	
21839	7590 03/26/2004		EXAMI	NER	
BURNS DOANE SWECKER & MATHIS L L P			DANG, D	DANG, DUY M	
	OST OFFICE BOX 1404 LEXANDRIA, VA 22313-1404		ART UNIT	PAPER NUMBER	
	·		2621		
			DATE MAILED: 03/26/2004	6	

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)				
	09/714,553	SUZUKI ET AL.				
Office Action Summary	Examiner	Art Unit				
	Duy M Dang	2621				
The MAILING DATE of this communication ap						
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailir earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tingly within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e. cause the application to become ABANDONE	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).				
Status		•				
1)⊠ Responsive to communication(s) filed on 11/1	17/00.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ⊠ Claim(s) 1-15 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-15 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	awn from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on 17 November 2000 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	are: a) accepted or b) objece drawing(s) be held in abeyance. Section is required if the drawing(s) is ob	e 37 CFR 1.85(a). ejected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119		•				
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	its have been received. Its have been received in Applicatority documents have been received in CPCT Rule 17.2(a)).	ion No ed in this National Stage				
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary					
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 	Paper No(s)/Mail D 5) Notice of Informal F	ate Patent Application (PTO-152)				
Paper No(s)/Mail Date 3.	6) Other:	() () () ()				

Art Unit: 2621

DETAILED ACTION

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims 3 and 10 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 2, the claimed features recited in lines 2-3 that of "wherein said image processing condition the processing speed" is not clear what it refers to. Clarification is required. For prior art comparison, the examiner assumes it would be read as "wherein said image processing condition is the processing speed". This interpretation appears to be consistent with applicant's disclosed on page 8 line last 4 lines. Likewise, claim 10 is also rejected for the same reasons.

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claim 15 is rejected under 35 U.S.C. 102(b) as being anticipated by Fukuchi (JP 11-317887. Art of recorded, IDS filed 3/27/01, paper #3. An English Translated copy is accompanied hereto).

Regarding claim 15, Fukuchi teaches:

a first circuit consists of a device that has a rewritable configuration (i.e., the "image processing circuit" shown at 11 in figure 2 having a Field Programmable Gate Array or FPGA

Art Unit: 2621

according to abstract. This interpretation is consistent with applicant's disclosed page 6 lines 11-13)), and having a plurality of line memories (see "FIFO circuit" shown at 50 in figure 9 and 60 in figure 10. This interpretation is also consistent with applicant's disclosed page 7 line 2, page 9 lines 14 and 19);

a second circuit for processing image data output from the line memories (i.e., the "image processing circuit" shown at 11 of figure 2);

a memory for storing setting information for rewriting the configuration of the first circuit (see ROM 15 of figure 2 and mentioned in abstract, and further detailed in figure 4); and a controller for rewriting the configuration of the line memories of the first circuit by use of the setting information stored in the memory based on an image processing condition (see CPU 14 of figure 2 and abstract).

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fukuchi (JP 11-317887. Art of recorded, IDS filed 3/27/01, paper #3. An English Translated copy is accompanied hereto) in view of Dowling (US Patent No. 5,553,167).

Regarding claims 1 and 8, Fukuchi teaches an image processing apparatus (see "image processing unit" shown at 1 in figure 2 and mentioned in abstract) comprising:

a pixel matrix formation section (see "image processing circuit" shown at 11 in figure 2 and mentioned in abstract) consist of a device that has a rewritable circuit configuration (see

Art Unit: 2621

"field programmable gate array FPGA" mentioned in abstract. This interpretation is consistent with applicant's disclosed page 6 lines 11-13), and having a plurality of line memories that output pixel data in parallel (see "FIFO circuit" shown at 50 in figure 9 and 60 in figure 10. This interpretation is also consistent with applicant's disclosed page 7 line 2, page 9 lines 14 and 19);

a memory for storing setting information for rewriting the configurations of the devices (see SDRAM (item 16) shown in figure 2); and

a controller for rewriting the configuration of the line memories and the configuration of the filtering circuit by use of the setting information stored in the memory based on an image processing condition (see CPU (item 14) shown in figure 2 and mentioned in page 16 line 21).

Fukuchi fails to teaches "a filtering circuit consist of a device that has a rewritable configuration, and performing filtering of pixel data by use of a pixel matrix based on the pixel data received in parallel from the line memories". However, such features are well known in the art as evidenced by Dowling.

Dowling teaches a field programmable gate array or FPGA for performing as a filter circuit mentioned in column 10 lines 15-20. In addition, Applicant also uses FPGA as a filtering circuit as mentioned in specification page 7 line 13.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the FPGA as a filter as taught by Dowling in combination with Fukuchi in order to allow use of FPGA as a filter thereby simplifying the system and enhancing heat reduction and cost saving. This would also allow simple modification by using software/program when needed.

Art Unit: 2621

Regarding claims 2 and 9, Fukuchi further teaches output image size (see figure 7 and page 8 lines 29-32).

Regarding claims 3 and 10, (in view of the examiner's assumption stated in 112 rejection above), Both Fukuchi and Dowling fails to teaches wherein said image processing condition is the processing speed. However, it is well known in the art and widely used in the commercial digital camera on the market (Official Notice) in order to allow a various choices to the user to where there is a limitation on storage capacity, and time is more priority than image quality.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the conventional features in combination with the combination of Fukuchi and Dowling for that reasons.

Regarding claims 4 and 11, Fukuchi further teaches an operation panel for setting the image processing condition (see "mode operation S4" of figure 5).

Regarding claims 5 and 12, Fukuchi further teaches wherein said controller rewrites the circuit configuration in accordance with the operation mode set with the operation panel (se flow chart shown in figure 5 and their corresponding text portion mentioned in page 7, 5 lines before last 13 lines).

Regarding claims 6 and 13, Dowling teaches wherein said filtering circuit is used for image area determination (see filter 200 of figure 2 and it corresponding text portion mentioned in col. 3 line 5 to col. 4 line 8. Specifically, Dowling teaches the use of detectors 208 (white detector) and 210 (black detector)).

Regarding claims 7 and 14, Dowling further teaches wherein the filtering circuit performs filtering for detecting an isolated point of an image (see the white detector 208 and black detector

Art Unit: 2621

210 included in filter 200 of figure 2 and further detailed in figures 3 and 5 for isolating the white pixel and black pixel. This interpretation appears to be consistent with Applicant's disclosed on page 8 lines 14-21).

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Duy M Dang whose telephone number is 703-305-1464. The examiner can normally be reached on Monday to Thursday from 6:30AM to 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Leo H Boudreau can be reached on 703-305-4706. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-306-0377.

mul)

dmd 3/9/04

LEO BOUDREAU

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600

Page 6